View EFM8BB1_8364337.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

efm8 busy bee family EFM8BB1 data sheet the EFM8BB1, part of the busy bee family of mcus, is a multi- purpose line of 8-bit microcontrollers with a comprehensive feature set in small packages. these devices offer high-value by integrating advanced analog and communication pe- ripherals into small packages, making them ideal for space-constrained applications. with an efficient 8051 core, enhanced pulse-width modulation, and precision analog, the EFM8BB1 family is also optimal for embedded applications. EFM8BB1 applications include the following: key features ? pipelined 8-bit c8051 core with 25 mhz maximum operating frequency ? up to 18 multifunction, 5 v tolerant i/o pins ? one 12-bit analog to digital converter (adc) ? two low-current analog comparators ? integrated temperature sensor ? 3-channel enhanced pwm / pca ? four 16-bit timers ? uart, spi and smbus/i2c ? priority crossbar for flexible pin mapping ? motor control ? consumer electronics ? sensor controllers ? medical equipment ? lighting systems ? i/o port expander security i/o ports core / memory clock management low frequency rc oscillator energy management brown-out detector 8-bit sfr bus serial interfaces timers and triggers analog interfaces uart spi i 2 c / smbus external interrupts general purpose i/o pin reset 16-bit timers pca/pwm watchdog timer adc analog comparators internal voltage reference 16-bit crc flash program memory (up to 8 kb) ram memory (up to 512 bytes) lowest power mode with peripheral operational: idle normal shutdown cip-51 8051 core (25 mhz) debug interface with c2 external cmos oscillator high frequency rc oscillator internal ldo regulator power-on reset silabs.com | smart. connected. energy-friendly. rev. 1.1
1. feature list the EFM8BB1 highlighted features are listed below. ? core: ? pipelined cip-51 core ? fully compatible with standard 8051 instruction set ? 70% of instructions execute in 1-2 clock cycles ? 25 mhz maximum operating frequency ? memory: ? up to 8 kb flash memory, in-system re-programmable from firmware. ? up to 512 bytes ram (including 256 bytes standard 8051 ram and 256 bytes on-chip xram) ? power: ? internal ldo regulator for cpu core voltage ? power-on reset circuit and brownout detectors ? i/o: up to 18 total multifunction i/o pins: ? all pins 5 v tolerant under bias ? flexible peripheral crossbar for peripheral routing ? 5 ma source, 12.5 ma sink allows direct drive of leds ? clock sources: ? internal 24.5 mhz oscillator with 2% accuracy ? internal 80 khz low-frequency oscillator ? external cmos clock option ? timers/counters and pwm: ? 3-channel programmable counter array (pca) supporting pwm, capture/compare, and frequency output modes ? 4 x 16-bit general-purpose timers ? independent watchdog timer, clocked from the low frequen- cy oscillator ? communications and digital peripherals: ? uart ? spi? master / slave ? smbus?/i2c? master / slave ? 16-bit crc unit, supporting automatic crc of flash at 256- byte boundaries ? analog: ? 12-bit analog-to-digital converter (adc) ? 2 x low-current analog comparators with adjustable refer- ence ? on-chip, non-intrusive debugging ? full memory and register inspection ? four hardware breakpoints, single-stepping ? pre-loaded uart bootloader ? temperature range -40 to 85 oc ? single power supply 2.2 to 3.6 v ? qsop24, soic16, and qfn20 packages with on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB1 devices are truly standalone system-on-a-chip solutions. the flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field up- grades of the firmware. the on-chip debugging interface (c2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production mcu installed in the final application. this debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. all analog and digital peripherals are fully functional while debugging. each device is specified for 2.2 to 3.6 v operation, is aec-q100 qualified, and is available in 20-pin qfn, 16-pin soic or 24-pin qsop packages. all package options are lead-free and rohs compliant. EFM8BB1 data sheet feature list silabs.com | smart. connected. energy-friendly. rev. 1.1 | 1
2. ordering information efm8 bb1 C 0 f 8 g a C qsop24 r tape and reel (optional) package type revision temperature grade g (-40 to +85) flash memory size C 8 kb memory type (flash) family feature set busy bee 1 family silicon labs efm8 product line figure 2.1. EFM8BB1 part numbering all EFM8BB1 family members have the following features: ? cip-51 core running up to 25 mhz ? two internal oscillators (24.5 mhz and 80 khz) ? smbus / i2c ? spi ? uart ? 3-channel programmable counter array (pwm, clock generation, capture/compare) ? 4 16-bit timers ? 2 analog comparators ? 12-bit analog-to-digital converter with integrated multiplexer, voltage reference, and temperature sensor ? 16-bit crc unit ? aec-q100 qualified ? pre-loaded uart bootloader in addition to these features, each part number in the EFM8BB1 family has a set of features that vary across the product line. the product selection guide shows the features available on each family member. table 2.1. product selection guide ordering part number flash memory (kb) ram (bytes) digital port i/os (total) adc0 channels comparator 0 inputs comparator 1 inputs pb-free (rohs compliant) temperature range package EFM8BB10f8g-a-qsop24 8 512 18 16 8 8 yes -40 to +85 c qsop24 EFM8BB10f8g-a-qfn20 8 512 16 15 8 7 yes -40 to +85 c qfn20 EFM8BB10f8g-a-soic16 8 512 13 12 6 6 yes -40 to +85 c soic16 EFM8BB10f4g-a-qfn20 4 512 16 15 8 7 yes -40 to +85 c qfn20 EFM8BB10f2g-a-qfn20 2 256 16 15 8 7 yes -40 to +85 c qfn20 EFM8BB1 data sheet ordering information silabs.com | smart. connected. energy-friendly. rev. 1.1 | 2
3. system overview 3.1 introduction analog peripherals digital peripherals cip-51 8051 controller core system clock configuration amux priority crossbar decoder crossbar control port i/o configuration 8/4/2 kb isp flash program memory 256 byte sram sfr bus 256 byte xram crc 2 comparators power net vdd gnd sysclk cmos oscillator input 24.5 mhz 2% oscillator debug / programming hardware power on reset reset c2d c2ck/rstb 12/10 bit adc temp sensor vref vdd vdd extclk low-freq. oscillator independent watchdog timer internal reference + - + - uart timers 0, 1, 2, 3 3-ch pca i2c / smbus spi port 0 drivers port 1 drivers p0.n port 2 driver p2.n p1.n figure 3.1. detailed EFM8BB1 block diagram EFM8BB1 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 3
3.2 power all internal circuitry draws power from the vdd supply pin. external i/o pins are powered from the vio supply voltage (or vdd on devi- ces without a separate vio connection), while most of the internal circuitry is supplied by an on-chip ldo regulator. control over the device power can be achieved by enabling/disabling individual peripherals as needed. each analog peripheral can be disabled when not in use and placed in low power mode. digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use. table 3.1. power modes power mode details mode entry wake-up sources normal core and all peripherals clocked and fully operational idle ? core halted ? all peripherals clocked and fully operational ? code resumes execution on wake event set idle bit in pcon0 any interrupt shutdown ? all internal power nets shut down ? pins retain state ? exit on pin or power-on reset 1. set stopcf bit in reg0cn 2. set stop bit in pcon0 ? rstb pin reset ? power-on reset 3.3 i/o digital and analog resources are externally available on the devices multi-purpose i/o pins. port pins p0.0-p1.7 can be defined as gen- eral-purpose i/o (gpio), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. port pins p2.0 and p2.1 can be used as gpio. additionally, the c2 interface data signal (c2d) is shared with p2.0. ? up to 18 multi-functions i/o pins, supporting digital and analog functions. ? flexible priority crossbar decoder for digital peripheral assignment. ? two drive strength settings for each port. ? two direct-pin interrupt sources with dedicated interrupt vectors (int0 and int1). ? up to 16 direct-pin interrupt sources with shared interrupt vector (port match). 3.4 clocking the cpu core and peripheral subsystem may be clocked by both internal and external oscillator resources. by default, the system clock comes up running from the 24.5 mhz oscillator divided by 8. ? provides clock to core and peripherals. ? 24.5 mhz internal oscillator (hfosc0), accurate to 2% over supply and temperature corners. ? 80 khz low-frequency oscillator (lfosc0). ? external cmos clock input (extclk). ? clock divider with eight settings for flexible clock scaling: divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128. EFM8BB1 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 4
3.5 counters/timers and pwm programmable counter array (pca0) the programmable counter array (pca) provides multiple channels of enhanced timer and pwm functionality while requiring less cpu intervention than standard counter/timers. the pca consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare mod- ule for each channel. the counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. each capture/compare module may be configured to operate independently in one of five modes: edge-triggered capture, software timer, high-speed output, frequency output, or pulse-width modulated (pwm) output. each capture/compare module has its own associated i/o line (cexn) which is routed through the crossbar to port i/o when enabled. ? 16-bit time base ? programmable clock divisor and clock source selection ? up to three independently-configurable channels ? 8, 9, 10, 11 and 16-bit pwm modes (center or edge-aligned operation) ? output polarity control ? frequency output mode ? capture on rising, falling or any edge ? compare function for arbitrary waveform generation ? software timer (internal compare) mode ? can accept hardware kill signal from comparator 0 timers (timer 0, timer 1, timer 2, and timer 3) several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. these timers can be used to measure time inter- vals, count external events and generate periodic interrupt requests. timer 0 and timer 1 are nearly identical and have four primary modes of operation. the other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities. timer 0 and timer 1 include the following features: ? standard 8051 timers, supporting backwards-compatibility with firmware and hardware. ? clock sources include sysclk, sysclk divided by 12, 4, or 48, the external clock divided by 8, or an external pin. ? 8-bit auto-reload counter/timer mode ? 13-bit counter/timer mode ? 16-bit counter/timer mode ? dual 8-bit counter/timer mode (timer 0) timer 2 and timer 3 are 16-bit timers including the following features: ? clock sources include sysclk, sysclk divided by 12, or the external clock divided by 8. ? 16-bit auto-reload timer mode ? dual 8-bit auto-reload timer mode ? external pin capture (timer 2) ? lfosc0 capture (timer 3) watchdog timer (wdt0) the device includes a programmable watchdog timer (wdt) running off the low-frequency oscillator. a wdt overflow forces the mcu into the reset state. to prevent the reset, the wdt must be restarted by application software before overflow. if the system experiences a software or hardware malfunction preventing the software from restarting the wdt, the wdt overflows and causes a reset. following a reset, the wdt is automatically enabled and running with the default maximum time interval. if needed, the wdt can be disabled by system software or locked on to prevent accidental disabling. once locked, the wdt cannot be disabled until the next system reset. the state of the rst pin is unaffected by this reset. the watchdog timer has the following features: ? programmable timeout interval ? runs from the low-frequency oscillator ? lock-out feature to prevent any modification until a system reset EFM8BB1 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 5
3.6 communications and other digital peripherals universal asynchronous receiver/transmitter (uart0) uart0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 uart. enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. received data buffering allows uart0 to start reception of a second incoming data byte before software has finished reading the previous data byte. the uart module provides the following features: ? asynchronous transmissions and receptions ? baud rates up to sysclk/2 (transmit) or sysclk/8 (receive) ? 8- or 9-bit data ? automatic start and stop generation serial peripheral interface (spi0) the serial peripheral interface (spi) module provides access to a flexible, full-duplex synchronous serial bus. the spi can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single spi bus. the slave-select (nss) signal can be configured as an input to select the spi in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the spi bus when more than one master attempts simultaneous data transfers. nss can also be configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. additional general purpose port i/o pins can be used to select multiple slave devices in master mode. the spi module includes the following features: ? supports 3- or 4-wire operation in master or slave modes. ? supports external clock frequencies up to sysclk / 2 in master mode and sysclk / 10 in slave mode. ? support for four clock phase and polarity options. ? 8-bit dedicated clock clock rate generator. ? support for multiple masters on the same data lines. system management bus / i2c (smb0) the smbus i/o interface is a two-wire, bi-directional serial bus. the smbus is compliant with the system management bus specifica- tion, version 1.1, and compatible with the i 2 c serial bus. the smbus module includes the following features: ? standard (up to 100 kbps) and fast (400 kbps) transfer speeds. ? support for master, slave, and multi-master modes. ? hardware synchronization and arbitration for multi-master mode. ? clock low extending (clock stretching) to interface with faster masters. ? hardware support for 7-bit slave and general call address recognition. ? firmware support for 10-bit slave address decoding. ? ability to inhibit all slave states. ? programmable data setup/hold times. 16-bit crc (crc0) the cyclic redundancy check (crc) module performs a crc using a 16-bit polynomial. crc0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. in addition to using the crc block for data manipulation, hardware can automatically crc the flash contents of the device. the crc module is designed to provide hardware calculations for flash memory verification and communications protocols. the crc module supports the standard ccitt-16 16-bit polynomial (0x1021), and includes the following features: ? support for ccitt-16 polynomial ? byte-level bit reversal ? automatic crc of flash contents on one or more 256-byte blocks ? initial seed selection of 0x0000 or 0xffff EFM8BB1 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 6
3.7 analog 12-bit analog-to-digital converter (adc0) the adc is a successive-approximation-register (sar) adc with 12-, 10-, and 8-bit modes, integrated track-and hold and a program- mable window detector. the adc is fully configurable under software control via several registers. the adc may be configured to measure different signals using the analog multiplexer. the voltage reference for the adc is selectable between internal and external reference sources. ? up to 16 external inputs. ? single-ended 12-bit and 10-bit modes. ? supports an output update rate of 200 ksps samples per second in 12-bit mode or 800 ksps samples per second in 10-bit mode. ? operation in low power modes at lower conversion speeds. ? asynchronous hardware conversion trigger, selectable between software, external i/o and internal timer sources. ? output data window comparator allows automatic range checking. ? support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on set- tling and tracking time. ? conversion complete and window compare interrupts supported. ? flexible output data formatting. ? includes an internal fast-settling reference with two levels (1.65 v and 2.4 v) and support for external reference and signal ground. ? integrated temperature sensor. low current comparators (cmp0, cmp1) analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. external input connections to device i/o pins and internal connections are available through separate multiplexers on the positive and negative inputs. hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application. the comparator module includes the following features: ? up to 8 external positive inputs. ? up to 8 external negative inputs. ? additional input options: ? internal connection to ldo output. ? direct connection to gnd. ? synchronous and asynchronous outputs can be routed to pins via crossbar. ? programmable hysteresis between 0 and 20 mv ? programmable response time. ? interrupts generated on rising, falling, or both edges. EFM8BB1 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 7
3.8 reset sources reset circuitry allows the controller to be easily placed in a predefined default condition. on entry to this reset state, the following occur: ? the core halts program execution. ? module registers are initialized to their defined reset values unless the bits reset only with a power-on reset. ? external port pins are forced to a known state. ? interrupts and timers are disabled. all registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. the contents of ram are unaffected during a reset; any previously stored data is preserved as long as power is not lost. the port i/o latch- es are reset to 1 in open-drain mode. weak pullups are enabled during and after the reset. for supply monitor and power-on resets, the rstb pin is driven low until the device exits the reset state. on exit from the reset state, the program counter (pc) is reset, and the system clock defaults to an internal oscillator. the watchdog timer is enabled, and program execution begins at location 0x0000. reset sources on the device include the following: ? power-on reset ? external reset pin ? comparator reset ? software-triggered reset ? supply monitor reset (monitors vdd supply) ? watchdog timer reset ? missing clock detector reset ? flash error reset 3.9 debugging the EFM8BB1 devices include an on-chip silicon labs 2-wire (c2) debug interface to allow flash programming and in-system debug- ging with the production part installed in the end application. the c2 interface uses a clock signal (c2ck) and a bi-directional c2 data signal (c2d) to transfer information between the device and a host system. see the c2 interface specification for details on the c2 protocol. 3.10 bootloader all devices come pre-programmed with a uart bootloader. this bootloader resides in flash and can be erased if it is not needed. EFM8BB1 data sheet system overview silabs.com | smart. connected. energy-friendly. rev. 1.1 | 8
4. electrical specifications 4.1 electrical characteristics all electrical parameters in all tables are specified under the conditions listed in table 4.1 recommended operating conditions on page 9 , unless stated otherwise. table 4.1. recommended operating conditions parameter symbol test condition min typ max unit operating supply voltage on vdd v dd 2.2 3.6 v system clock frequency f sysclk 0 25 mhz operating ambient temperature t a C40 85 c all voltages with respect to gnd table 4.2. power consumption parameter symbol test condition min typ max unit digital core supply current normal modefull speed with code executing from flash i dd f sysclk = 24.5 mhz 2 4.45 4.85 ma f sysclk = 1.53 mhz 2 915 1150 a f sysclk = 80 khz 3 , t a = 25 c 250 290 a f sysclk = 80 khz 3 250 380 a idle modecore halted with pe- ripherals running i dd f sysclk = 24.5 mhz 2 2.05 2.3 ma f sysclk = 1.53 mhz 2 550 700 a f sysclk = 80 khz 3 , t a = 25 c 125 130 a f sysclk = 80 khz 3 125 200 a stop modecore halted and all clocks stopped,internal ldo on, supply monitor off. i dd t a = 25 c 105 120 a t a = -40 to +85 c 105 170 a shutdown modecore halted and all clocks stopped,internal ldo off, supply monitor off. i dd 0.2 a analog peripheral supply currents high-frequency oscillator i hfosc operating at 24.5 mhz, t a = 25 c 155 a low-frequency oscillator i lfosc operating at 80 khz, t a = 25 c 3.5 a EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 9
parameter symbol test condition min typ max unit adc0 always-on 4 i adc 800 ksps, 10-bit conversions or 200 ksps, 12-bit conversions normal bias settings v dd = 3.0 v 845 1200 a 250 ksps, 10-bit conversions or 62.5 ksps 12-bit conversions low power bias settings v dd = 3.0 v 425 580 a adc0 burst mode, 10-bit single conversions, external reference i adc 200 ksps, v dd = 3.0 v 370 a 100 ksps, v dd = 3.0 v 185 a 10 ksps, v dd = 3.0 v 19 a adc0 burst mode, 10-bit single conversions, internal reference, low power bias settings i adc 200 ksps, v dd = 3.0 v 490 a 100 ksps, v dd = 3.0 v 245 a 10 ksps, v dd = 3.0 v 23 a adc0 burst mode, 12-bit single conversions, external reference i adc 100 ksps, v dd = 3.0 v 530 a 50 ksps, v dd = 3.0 v 265 a 10 ksps, v dd = 3.0 v 53 a adc0 burst mode, 12-bit single conversions, internal reference i adc 100 ksps, v dd = 3.0 v, normal bias 950 a 50 ksps, v dd = 3.0 v, low power bias 420 a 10 ksps, v dd = 3.0 v, low power bias 85 a internal adc0 reference, always- on 5 i vreffs normal power mode 680 790 a low power mode 160 210 a temperature sensor i tsense 75 120 a comparator 0 (cmp0), comparator 1 (cmp1) i cmp cpmd = 11 0.5 a cpmd = 10 3 a cpmd = 01 10 a cpmd = 00 25 a voltage supply monitor (vmon0) i vmon 15 20 a EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 10
parameter symbol test condition min typ max unit note: 1. currents are additive. for example, where i dd is specified and the mode is not mutually exclusive, enabling the functions increa- ses supply current by the specified amount. 2. includes supply current from internal regulator, supply monitor, and high frequency oscillator. 3. includes supply current from internal regulator, supply monitor, and low frequency oscillator. 4. adc0 always-on power excludes internal reference supply current. 5. the internal reference is enabled as-needed when operating the adc in burst mode to save power. table 4.3. reset and supply monitor parameter symbol test condition min typ max unit v dd supply monitor threshold v vddm 1.85 1.95 2.1 v power-on reset (por) threshold v por rising voltage on v dd 1.4 v falling voltage on v dd 0.75 1.36 v v dd ramp time t rmp time to v dd 2.2 v 10 s reset delay from por t por relative to v dd v por 3 10 31 ms reset delay from non-por source t rst time between release of reset source and code execution 39 s rst low time to generate reset t rstl 15 s missing clock detector response time (final rising edge to reset) t mcd f sysclk > 1 mhz 0.625 1.2 ms missing clock detector trigger frequency f mcd 7.5 13.5 khz v dd supply monitor turn-on time t mon 2 s table 4.4. flash memory parameter symbol test condition min typ max units write time 1 ,2 t write one byte, f sysclk = 24.5 mhz 19 20 21 s erase time 1 ,2 t erase one page, f sysclk = 24.5 mhz 5.2 5.35 5.5 ms v dd voltage during programming 3 v prog 2.2 3.6 v endurance (write/erase cycles) n we 20k 100k cycles note: 1. does not include sequencing time before and after the write/erase operation, which may be multiple sysclk cycles. 2. the internal high-frequency oscillator has a programmable output frequency using the hfo0cal register, which is factory pro- grammed to 24.5 mhz. if user firmware adjusts the oscillator speed, it must be between 22 and 25 mhz during any flash write or erase operation. it is recommended to write the hfo0cal register back to its reset value when writing or erasing flash. 3. flash can be safely programmed at any voltage above the supply monitor threshold (v vddm ). 4. data retention information is published in the quarterly quality and reliability report. EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 11
table 4.5. internal oscillators parameter symbol test condition min typ max unit high frequency oscillator 0 (24.5 mhz) oscillator frequency f hfosc0 full temperature and supply range 24 24.5 25 mhz power supply sensitivity pss hfos c0 t a = 25 c 0.5 %/v temperature sensitivity ts hfosc0 v dd = 3.0 v 40 ppm/c low frequency oscillator (80 khz) oscillator frequency f lfosc full temperature and supply range 75 80 85 khz power supply sensitivity pss lfosc t a = 25 c 0.05 %/v temperature sensitivity ts lfosc v dd = 3.0 v 65 ppm/c table 4.6. external clock input parameter symbol test condition min typ max unit external input cmos clock frequency (at extclk pin) f cmos 0 25 mhz external input cmos clock high time t cmosh 18 ns external input cmos clock low time t cmosl 18 ns table 4.7. adc parameter symbol test condition min typ max unit resolution n bits 12 bit mode 12 bits 10 bit mode 10 bits throughput rate (high speed mode) f s 12 bit mode 200 ksps 10 bit mode 800 ksps throughput rate (low power mode) f s 12 bit mode 62.5 ksps 10 bit mode 250 ksps tracking time t trk high speed mode 230 ns low power mode 450 ns power-on time t pwr 1.2 s sar clock frequency f sar high speed mode, reference is 2.4 v internal 6.25 mhz high speed mode, reference is not 2.4 v internal 12.5 mhz low power mode 4 mhz EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 12
parameter symbol test condition min typ max unit conversion time t cnv 10-bit conversion, sar clock = 12.25 mhz, system clock = 24.5 mhz. 1.1 s sample/hold capacitor c sar gain = 1 5 pf gain = 0.5 2.5 pf input pin capacitance c in 20 pf input mux impedance r mux 550 voltage reference range v ref 1 v dd v input voltage range* v in gain = 1 0 v ref v gain = 0.5 0 2xv ref v power supply rejection ratio psrr adc 70 db dc performance integral nonlinearity inl 12 bit mode 1 2.3 lsb 10 bit mode 0.2 0.6 lsb differential nonlinearity (guaran- teed monotonic) dnl 12 bit mode C1 0.7 1.9 lsb 10 bit mode 0.2 0.6 lsb offset error e off 12 bit mode, vref = 1.65 v C3 0 3 lsb 10 bit mode, vref = 1.65 v C2 0 2 lsb offset temperature coefficient tc off 0.004 lsb/c slope error e m 12 bit mode 0.02 0.1 % 10 bit mode 0.06 0.24 % dynamic performance 10 khz sine wave input 1db below full scale, max throughput, using agnd pin signal-to-noise snr 12 bit mode 61 66 db 10 bit mode 53 60 db signal-to-noise plus distortion sndr 12 bit mode 61 66 db 10 bit mode 53 60 db total harmonic distortion (up to 5th harmonic) thd 12 bit mode 71 db 10 bit mode 70 db spurious-free dynamic range sfdr 12 bit mode C79 db 10 bit mode C74 db note: 1. absolute input pin voltage is limited by the v dd supply. table 4.8. voltage reference parameter symbol test condition min typ max unit internal fast settling reference EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 13
parameter symbol test condition min typ max unit output voltage (full temperature and supply range) v reffs 1.65 v setting 1.62 1.65 1.68 v 2.4 v setting, v dd 2.6 v 2.35 2.4 2.45 v temperature coefficient tc reffs 50 ppm/c turn-on time t reffs 1.5 s power supply rejection psrr ref fs 400 ppm/v external reference input current i extref sample rate = 800 ksps; vref = 3.0 v 5 a table 4.9. temperature sensor parameter symbol test condition min typ max unit offset v off t a = 0 c 757 mv offset error 1 e off t a = 0 c 17 mv slope m 2.85 mv/c slope error 1 e m 70 v/c linearity 0.5 c turn-on time 1.8 s note: 1. represents one standard deviation from the mean. table 4.10. comparators parameter symbol test condition min typ max unit response time, cpmd = 00 (highest speed) t resp0 +100 mv differential 100 ns C100 mv differential 150 ns response time, cpmd = 11 (low- est power) t resp3 +100 mv differential 1.5 s C100 mv differential 3.5 s positive hysterisis mode 0 (cpmd = 00) hys cp+ cphyp = 00 0.4 mv cphyp = 01 8 mv cphyp = 10 16 mv cphyp = 11 32 mv negative hysterisis mode 0 (cpmd = 00) hys cp- cphyn = 00 -0.4 mv cphyn = 01 C8 mv cphyn = 10 C16 mv cphyn = 11 C32 mv EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 14
parameter symbol test condition min typ max unit positive hysterisis mode 1 (cpmd = 01) hys cp+ cphyp = 00 0.5 mv cphyp = 01 6 mv cphyp = 10 12 mv cphyp = 11 24 mv negative hysterisis mode 1 (cpmd = 01) hys cp- cphyn = 00 -0.5 mv cphyn = 01 C6 mv cphyn = 10 C12 mv cphyn = 11 C24 mv positive hysterisis mode 2 (cpmd = 10) hys cp+ cphyp = 00 0.7 mv cphyp = 01 4.5 mv cphyp = 10 9 mv cphyp = 11 18 mv negative hysterisis mode 2 (cpmd = 10) hys cp- cphyn = 00 -0.6 mv cphyn = 01 C4.5 mv cphyn = 10 C9 mv cphyn = 11 C18 mv positive hysteresis mode 3 (cpmd = 11) hys cp+ cphyp = 00 1.5 mv cphyp = 01 4 mv cphyp = 10 8 mv cphyp = 11 16 mv negative hysteresis mode 3 (cpmd = 11) hys cp- cphyn = 00 -1.5 mv cphyn = 01 C4 mv cphyn = 10 C8 mv cphyn = 11 C16 mv input range (cp+ or cpC) v in -0.25 v dd +0.25 v input pin capacitance c cp 7.5 pf common-mode rejection ratio cmrr cp 70 db power supply rejection ratio psrr cp 72 db input offset voltage v off t a = 25 c -10 0 10 mv input offset tempco tc off 3.5 v/c table 4.11. port i/o parameter symbol test condition min typ max unit output high voltage (high drive) v oh i oh = C3 ma v dd C 0.7 v output low voltage (high drive) v ol i ol = 8.5 ma 0.6 v output high voltage (low drive) v oh i oh = C1 ma v dd C 0.7 v output low voltage (low drive) v ol i ol = 1.4 ma 0.6 v EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 15
parameter symbol test condition min typ max unit input high voltage v ih v dd C 0.6 v input low voltage v il 0.6 v pin capacitance c io 7 pf weak pull-up current (v in = 0 v) i pu v dd = 3.6 C30 C20 C10 a input leakage (pullups off or ana- log) i lk gnd < v in < v dd C1.1 1.1 a input leakage current with v in above v dd i lk v dd < v in < v dd +2.0 v 0 5 150 a 4.2 thermal conditions table 4.12. thermal conditions parameter symbol test condition min typ max unit thermal resistance* ja soic-16 packages 70 c/w qfn-20 packages 60 c/w qsop-24 packages 65 c/w note: 1. thermal resistance assumes a multi-layer pcb with any exposed pad soldered to a pcb pad. EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 16
4.3 absolute maximum ratings stresses above those listed in table 4.13 absolute maximum ratings on page 17 may cause permanent damage to the device. this is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. exposure to maximum rating conditions for extended periods may affect device reliability. for more information on the available quality and reliability data, see the quality and reliability monitor report at http://www.silabs.com/ support/quality/pages/default.aspx . table 4.13. absolute maximum ratings parameter symbol test condition min max unit ambient temperature under bias t bias C55 125 c storage temperature t stg C65 150 c voltage on vdd v dd gndC0.3 4.2 v voltage on i/o pins or rst v in v dd 3.3 v gndC0.3 5.8 v v < 3.3 v gndC0.3 v dd +2.5 v total current sunk into supply pin i vdd 400 ma dd total current sourced out of ground pin i gnd 400 ma current sourced or sunk by any i/o pin or rstb i io -100 100 ma operating junction temperature t j C40 105 c exposure to maximum rating conditions for extended periods may affect device reliability. EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 17
4.4 typical performance curves figure 4.1. typical operating supply current using hfosc0 figure 4.2. typical operating supply current using lfosc EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 18
figure 4.3. typical adc0 and internal reference supply current in burst mode EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 19
figure 4.4. typical adc0 supply current in normal (always-on) mode EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 20
figure 4.5. typical v oh curves figure 4.6. typical v ol curves EFM8BB1 data sheet electrical specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 21
5. typical connection diagrams 5.1 power figure 5.1 power connection diagram on page 22 shows a typical connection diagram for the power pins of the EFM8BB1 devices. EFM8BB1 device gnd 1 f and 0.1 f bypass capacitors required for the power pins placed as close to the pins as possible. 2.2-3.6 v (in) vdd figure 5.1. power connection diagram 5.2 other connections other components or connections may be required to meet the system-level requirements. application note an203: "8-bit mcu printed circuit board design notes" contains detailed information on these connections. application notes can be accessed on the silicon labs website ( www.silabs.com/8bit-appnotes ). EFM8BB1 data sheet typical connection diagrams silabs.com | smart. connected. energy-friendly. rev. 1.1 | 22
6. pin definitions 6.1 EFM8BB1x-qsop24 pin definitions p0.2 p0.1 p0.0 gnd vdd rstb / c2ck c2d / p2.0 n/c p0.4 p0.5 p0.6 p0.7 p1.0 p1.1 p1.2 p1.3 p1.4 2 1 4 3 5 6 7 24 pin qsop (top view) 8 9 10 11 12 23 24 21 22 20 19 18 17 16 15 14 13 n/c p2.1 p1.5 p1.6 p1.7 n/c p0.3 figure 6.1. EFM8BB1x-qsop24 pinout table 6.1. pin definitions for EFM8BB1x-qsop24 pin number pin name description crossbar capability additional digital functions analog functions 1 n/c no connection 2 p0.2 multifunction i/o yes p0mat.2 int0.2 int1.2 adc0.2 cmp0p.2 cmp0n.2 EFM8BB1 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 23
pin number pin name description crossbar capability additional digital functions analog functions 3 p0.1 multifunction i/o yes p0mat.1 int0.1 int1.1 adc0.1 cmp0p.1 cmp0n.1 agnd 4 p0.0 multifunction i/o yes p0mat.0 int0.0 int1.0 adc0.0 cmp0p.0 cmp0n.0 vref 5 gnd ground 6 vdd supply power input 7 rstb / c2ck active-low reset / c2 debug clock 8 p2.0 / c2d multifunction i/o / c2 debug data 9 p1.7 multifunction i/o yes p1mat.7 adc0.15 cmp1p.7 cmp1n.7 10 p1.6 multifunction i/o yes p1mat.6 adc0.14 cmp1p.6 cmp1n.6 11 p1.5 multifunction i/o yes p1mat.5 adc0.13 cmp1p.5 cmp1n.5 12 p2.1 multifunction i/o 13 n/c no connection 14 p1.4 multifunction i/o yes p1mat.4 adc0.12 cmp1p.4 cmp1n.4 15 p1.3 multifunction i/o yes p1mat.3 adc0.11 cmp1p.3 cmp1n.3 16 p1.2 multifunction i/o yes p1mat.2 adc0.10 cmp1p.2 cmp1n.2 EFM8BB1 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 24
pin number pin name description crossbar capability additional digital functions analog functions 17 p1.1 multifunction i/o yes p1mat.1 adc0.9 cmp1p.1 cmp1n.1 18 p1.0 multifunction i/o yes p1mat.0 adc0.8 cmp1p.0 cmp1n.0 19 p0.7 multifunction i/o yes p0mat.7 int0.7 int1.7 adc0.7 cmp0p.7 cmp0n.7 20 p0.6 multifunction i/o yes p0mat.6 cnvstr int0.6 int1.6 adc0.6 cmp0p.6 cmp0n.6 21 p0.5 multifunction i/o yes p0mat.5 int0.5 int1.5 adc0.5 cmp0p.5 cmp0n.5 22 p0.4 multifunction i/o yes p0mat.4 int0.4 int1.4 adc0.4 cmp0p.4 cmp0n.4 23 p0.3 multifunction i/o yes p0mat.3 extclk int0.3 int1.3 adc0.3 cmp0p.3 cmp0n.3 24 n/c no connection EFM8BB1 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 25
6.2 EFM8BB1x-qfn20 pin definitions 20 19 18 17 2 3 4 5 7 8 9 10 15 14 13 12 20 pin qfn (top view) p0.1 p0.0 gnd vdd rstb / c2ck p2.0 / c2d p0.6 p0.7 p1.0 p1.1 gnd p1.2 p0.2 p0.3 p0.4 p0.5 gnd 1 6 11 16 p1.6 p1.5 p1.4 p1.3 figure 6.2. EFM8BB1x-qfn20 pinout table 6.2. pin definitions for EFM8BB1x-qfn20 pin number pin name description crossbar capability additional digital functions analog functions 1 p0.1 multifunction i/o yes p0mat.1 int0.1 int1.1 adc0.1 cmp0p.1 cmp0n.1 agnd 2 p0.0 multifunction i/o yes p0mat.0 int0.0 int1.0 adc0.0 cmp0p.0 cmp0n.0 vref EFM8BB1 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 26
pin number pin name description crossbar capability additional digital functions analog functions 3 gnd ground 4 vdd supply power input 5 rstb / c2ck active-low reset / c2 debug clock 6 p2.0 / c2d multifunction i/o / c2 debug data 7 p1.6 multifunction i/o yes p1mat.6 adc0.14 cmp1p.6 cmp1n.6 8 p1.5 multifunction i/o yes p1mat.5 adc0.13 cmp1p.5 cmp1n.5 9 p1.4 multifunction i/o yes p1mat.4 adc0.12 cmp1p.4 cmp1n.4 10 p1.3 multifunction i/o yes p1mat.3 adc0.11 cmp1p.3 cmp1n.3 11 p1.2 multifunction i/o yes p1mat.2 adc0.10 cmp1p.2 cmp1n.2 12 gnd ground 13 p1.1 multifunction i/o yes p1mat.1 adc0.9 cmp1p.1 cmp1n.1 14 p1.0 multifunction i/o yes p1mat.0 adc0.8 cmp1p.0 cmp1n.0 15 p0.7 multifunction i/o yes p0mat.7 int0.7 int1.7 adc0.7 cmp0p.7 cmp0n.7 16 p0.6 multifunction i/o yes p0mat.6 cnvstr int0.6 int1.6 adc0.6 cmp0p.6 cmp0n.6 EFM8BB1 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 27
pin number pin name description crossbar capability additional digital functions analog functions 17 p0.5 multifunction i/o yes p0mat.5 int0.5 int1.5 adc0.5 cmp0p.5 cmp0n.5 18 p0.4 multifunction i/o yes p0mat.4 int0.4 int1.4 adc0.4 cmp0p.4 cmp0n.4 19 p0.3 multifunction i/o yes p0mat.3 extclk int0.3 int1.3 adc0.3 cmp0p.3 cmp0n.3 20 p0.2 multifunction i/o yes p0mat.2 int0.2 int1.2 adc0.2 cmp0p.2 cmp0n.2 center gnd ground EFM8BB1 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 28
6.3 EFM8BB1x-soic16 pin definitions p0.2 p0.1 p0.0 gnd vdd rstb / c2ck p2.0 / c2d p1.3 p0.3 p0.4 p0.5 p0.6 p0.7 p1.0 p1.1 p1.2 2 1 4 3 5 6 7 15 16 13 14 12 11 10 16 pin soic (top view) 8 9 figure 6.3. EFM8BB1x-soic16 pinout table 6.3. pin definitions for EFM8BB1x-soic16 pin number pin name description crossbar capability additional digital functions analog functions 1 p0.2 multifunction i/o yes p0mat.2 int0.2 int1.2 adc0.2 cmp0p.2 cmp0n.2 2 p0.1 multifunction i/o yes p0mat.1 int0.1 int1.1 adc0.1 cmp0p.1 cmp0n.1 3 p0.0 multifunction i/o yes p0mat.0 int0.0 int1.0 adc0.0 cmp0p.0 cmp0n.0 EFM8BB1 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 29
pin number pin name description crossbar capability additional digital functions analog functions 4 gnd ground 5 vdd supply power input 6 rstb / c2ck active-low reset / c2 debug clock 7 p2.0 / c2d multifunction i/o / c2 debug data 8 p1.3 multifunction i/o yes p1mat.3 adc0.11 cmp1p.5 cmp1n.5 9 p1.2 multifunction i/o yes p1mat.2 adc0.10 cmp1p.4 cmp1n.4 10 p1.1 multifunction i/o yes p1mat.1 adc0.9 cmp1p.3 cmp1n.3 11 p1.0 multifunction i/o yes p1mat.0 adc0.8 cmp1p.2 cmp1n.2 12 p0.7 multifunction i/o yes p0mat.7 int0.7 int1.7 adc0.7 cmp1p.1 cmp1n.1 13 p0.6 multifunction i/o yes p0mat.6 cnvstr int0.6 int1.6 adc0.6 cmp1p.0 cmp1n.0 14 p0.5 multifunction i/o yes p0mat.5 int0.5 int1.5 adc0.5 cmp0p.5 cmp0n.5 15 p0.4 multifunction i/o yes p0mat.4 int0.4 int1.4 adc0.4 cmp0p.4 cmp0n.4 16 p0.3 multifunction i/o yes p0mat.3 extclk int0.3 int1.3 adc0.3 cmp0p.3 cmp0n.3 EFM8BB1 data sheet pin definitions silabs.com | smart. connected. energy-friendly. rev. 1.1 | 30
7. qsop24 package specifications 7.1 qsop24 package dimensions figure 7.1. qsop24 package drawing table 7.1. qsop24 package dimensions dimension min typ max a 1.75 a1 0.10 0.25 b 0.20 0.30 c 0.10 0.25 d 8.65 bsc e 6.00 bsc e1 3.90 bsc e 0.635 bsc l 0.40 1.27 theta 0o 8o EFM8BB1 data sheet qsop24 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 31
dimension min typ max aaa 0.20 bbb 0.18 ccc 0.10 ddd 0.10 note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. dimensioning and tolerancing per ansi y14.5m-1994. 3. this drawing conforms to jedec outline mo-137, variation ae. 4. recommended card reflow profile is per the jedec/ipc j-std-020 specification for small body components. EFM8BB1 data sheet qsop24 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 32
7.2 qsop24 pcb land pattern figure 7.2. qsop24 pcb land pattern drawing table 7.2. qsop24 pcb land pattern dimensions dimension min max c 5.20 5.30 e 0.635 bsc x 0.30 0.40 y 1.50 1.60 note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. this land pattern design is based on the ipc-7351 guidelines. 3. all metal pads are to be non-solder mask defined (nsmd). clearance between the solder mask and the metal pad is to be 60 m minimum, all the way around the pad. 4. a stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 5. the stencil thickness should be 0.125 mm (5 mils). 6. the ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads. 7. a no-clean, type-3 solder paste is recommended. 8. the recommended card reflow profile is per the jedec/ipc j-std-020 specification for small body components. EFM8BB1 data sheet qsop24 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 33
7.3 qsop24 package marking pppppppp # ttttttyyww efm8 figure 7.3. qsop24 package marking the package marking consists of: ? pppppppp C the part number designation. ? tttttt C a trace or manufacturing code. ? yy C the last 2 digits of the assembly year. ? ww C the 2-digit workweek when the device was assembled. ? # C the device revision (a, b, etc.). EFM8BB1 data sheet qsop24 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 34
8. qfn20 package specifications 8.1 qfn20 package dimensions figure 8.1. qfn20 package drawing table 8.1. qfn20 package dimensions dimension min typ max a 0.50 0.55 0.60 a1 0.00 0.02 0.05 b 0.20 0.25 0.30 c 0.27 0.32 0.37 d 3.00 bsc d2 1.6 1.70 1.8 e 0.50 bsc e 3.00 bsc e2 1.6 1.70 1.8 f 2.53 bsc l 0.3 0.40 0.5 l1 0.00 0.10 aaa 0.05 EFM8BB1 data sheet qfn20 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 35
dimension min typ max bbb 0.05 ccc 0.08 ddd 0.10 eee 0.10 note: 1. all dimensions are shown in millimeters unless otherwise noted. 2. dimensioning and tolerancing per ansi y14.5m-1994. EFM8BB1 data sheet qfn20 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 36
8.2 qfn20 pcb land pattern figure 8.2. qfn20 pcb land pattern drawing table 8.2. qfn20 pcb land pattern dimensions dimension min max d 2.71 ref d2 1.60 1.80 e 0.50 bsc e 2.71 ref e2 1.60 1.80 f 2.53 bsc gd 2.10 ge 2.10 w 0.34 x 0.28 y 0.61 ref ze 3.31 zd 3.31 EFM8BB1 data sheet qfn20 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 37
dimension min max note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. dimensioning and tolerancing is per the ansi y14.5m-1994 specification. 3. this land pattern design is based on ipc-sm-782 guidelines. 4. all dimensions shown are at maximum material condition (mmc). least material condition (lmc) is calculated based on a fabri- cation allowance of 0.05 mm. 5. all metal pads are to be non-solder mask defined (nsmd). clearance between the solder mask and the metal pad is to be 60 m minimum, all the way around the pad. 6. a stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 7. the stencil thickness should be 0.125 mm (5 mils). 8. the ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads. 9. a 1.45 x 1.45 mm square aperture should be used for the center pad. this provides approximately 70% solder paste coverage on the pad, which is optimum to assure correct component stand-off. 10. a no-clean, type-3 solder paste is recommended. 11. the recommended card reflow profile is per the jedec/ipc j-std-020 specification for small body components. 8.3 qfn20 package marking pppp pppp tttttt yyww # figure 8.3. qfn20 package marking the package marking consists of: ? pppppppp C the part number designation. ? tttttt C a trace or manufacturing code. ? yy C the last 2 digits of the assembly year. ? ww C the 2-digit workweek when the device was assembled. ? # C the device revision (a, b, etc.). EFM8BB1 data sheet qfn20 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 38
9. soic16 package specifications 9.1 soic16 package dimensions figure 9.1. soic16 package drawing table 9.1. soic16 package dimensions dimension min typ max a 1.75 a1 0.10 0.25 a2 1.25 b 0.31 0.51 c 0.17 0.25 d 9.90 bsc e 6.00 bsc e1 3.90 bsc e 1.27 bsc l 0.40 1.27 l2 0.25 bsc EFM8BB1 data sheet soic16 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 39
dimension min typ max h 0.25 0.50 0o 8o aaa 0.10 bbb 0.20 ccc 0.10 ddd 0.25 note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. dimensioning and tolerancing per ansi y14.5m-1994. 3. this drawing conforms to the jedec solid state outline ms-012, variation ac. 4. recommended card reflow profile is per the jedec/ipc j-std-020 specification for small body components. EFM8BB1 data sheet soic16 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 40
9.2 soic16 pcb land pattern figure 9.2. soic16 pcb land pattern drawing table 9.2. soic16 pcb land pattern dimensions dimension feature (mm) c1 pad column spacing 5.40 e pad row pitch 1.27 x1 pad width 0.60 y1 pad length 1.55 note: 1. all dimensions shown are in millimeters (mm) unless otherwise noted. 2. this land pattern design is based on ipc-7351 pattern soic127p600x165-16n for density level b (median land protrusion). 3. all feature sizes shown are at maximum material condition (mmc) and a card fabrication tolerance of 0.05 mm is assumed. EFM8BB1 data sheet soic16 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 41
9.3 soic16 package marking pppppppp # ttttttyyww efm8 figure 9.3. soic16 package marking the package marking consists of: ? pppppppp C the part number designation. ? tttttt C a trace or manufacturing code. ? yy C the last 2 digits of the assembly year. ? ww C the 2-digit workweek when the device was assembled. ? # C the device revision (a, b, etc.). EFM8BB1 data sheet soic16 package specifications silabs.com | smart. connected. energy-friendly. rev. 1.1 | 42
table of contents 1. feature list ................................ 1 2. ordering information ............................ 2 3. system overview .............................. 3 3.1 introduction ............................... 3 3.2 power ................................ 4 3.3 i/o .................................. 4 3.4 clocking ................................ 4 3.5 counters/timers and pwm ......................... 5 3.6 communications and other digital peripherals ................... 6 3.7 analog ................................ 7 3.8 reset sources ............................. 8 3.9 debugging ............................... 8 3.10 bootloader .............................. 8 4. electrical specifications ........................... 9 4.1 electrical characteristics .......................... 9 4.2 thermal conditions ............................ 16 4.3 absolute maximum ratings ......................... 17 4.4 typical performance curves ......................... 18 5. typical connection diagrams ........................ 22 5.1 power ................................ 22 5.2 other connections ............................ 22 6. pin definitions .............................. 23 6.1 EFM8BB1x-qsop24 pin definitions ...................... 23 6.2 EFM8BB1x-qfn20 pin definitions ....................... 26 6.3 EFM8BB1x-soic16 pin definitions ...................... 29 7. qsop24 package specifications ....................... 31 7.1 qsop24 package dimensions ........................ 31 7.2 qsop24 pcb land pattern ......................... 33 7.3 qsop24 package marking ......................... 34 8. qfn20 package specifications ........................ 35 8.1 qfn20 package dimensions ........................ 35 8.2 qfn20 pcb land pattern ......................... 37 8.3 qfn20 package marking .......................... 38 9. soic16 package specifications ....................... 39 9.1 soic16 package dimensions ........................ 39 table of contents 43
9.2 soic16 pcb land pattern ......................... 41 9.3 soic16 package marking .......................... 42 table of contents .............................. 43 table of contents 44
disclaimer silicon laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the silicon laboratories products. characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "typical" parameters provided can and do vary in different applications. application examples described herein are for illustrative purposes only. silicon laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. silicon laboratories shall have no liability for the consequences of use of the information supplied herein. this document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. the products must not be used within any life support system without the specific written consent of silicon laboratories. a "life support system" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. silicon laboratories products are generally not intended for military applications. silicon laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. trademark information silicon laboratories inc., silicon laboratories, silicon labs, silabs and the silicon labs logo, cmems?, efm, efm32, efr, energy micro, energy micro logo and combinations thereof, "the world?s most energy friendly microcontrollers", ember?, ezlink?, ezmac?, ezradio?, ezradiopro?, dspll?, isomodem ?, precision32?, proslic?, siphy?, usbxpress? and others are trademarks or registered trademarks of silicon laboratories inc. arm, cortex, cortex-m3 and thumb are trademarks or registered trademarks of arm holdings. keil is a registered trademark of arm limited. all other products or brand names mentioned herein are trademarks of their respective holders. http://www.silabs.com silicon laboratories inc. 400 west cesar chavez austin, tx 78701 usa simpilcity studio one-click access to mcu tools, documentation, software, source code libraries & more. available for windows, mac and linux! www.silabs.com/simplicity mcu portfolio www.silabs.com/mcu sw/hw www.silabs.com/simplicity quality www.silabs.com/quality support and community community.silabs.com

▲Up To Search▲

Price & Availability of EFM8BB1

	To Download EFM8BB1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .